Dokumentenidentifikation EP1028431 30.12.2004
EP-Veröffentlichungsnummer 0001028431
Titel Abgeschirmte Bitleitungen für statischen Ramspeicher
Anmelder Lucent Technologies Inc., Murray Hill, N.J., US
Erfinder O'Connor, Kevin John, Lebanon, US
Vertreter TER MEER STEINMEISTER & Partner GbR Patentanwälte, 81679 München
DE-Aktenzeichen 60016061
Vertragsstaaten DE, FR, GB
Sprache des Dokument EN
EP-Anmeldetag 31.01.2000
EP-Aktenzeichen 003007366
EP-Offenlegungsdatum 16.08.2000
EP date of grant 24.11.2004
Veröffentlichungstag im Patentblatt 30.12.2004
IPC-Hauptklasse G11C 8/00
IPC-Nebenklasse G11C 11/412   G11C 11/419   G11C 5/06   

Field of the Invention

This invention relates to random access memory devices and particularly to multiple ported static RAM devices with multiple access line pairs.

Background of the Invention

Dual ported SRAM cells are fundamentally different from conventional SRAM devices in that they contain a second set of access devices designed to allow a second read or write (or both) path into the cell. The cells are typically planar with all active devices located on the same level of the silicon substrate. This requires that at least a portion of all interconnections for each cell to occupy a common interconnection level. As device sizes shrink, the spacing between conductors is reduced to the point where crosstalk between runners becomes a significant design issue. This problem is aggravated in dual port devices which have at least one second pair of access runners within the same cell area.

In the usual dual port SRAM, the second pair access lines are bitlines. The interconnection layout for this cell is asymmetric with essentially four bidines per cell and two read lines. To maintain minimum cell size with a given design rule, the four bitlines will generally be the most closely spaced. The wordlines are more widely spaced, usually sufficient to avoid undue capacitive interaction. However, from an electrical standpoint, this spacing is the opposite of that desired, since the wordline voltage swings are both large, while the read bidines voltages are relatively small. Thus the lines most susceptible to unwanted capacitive coupling are read bitlines closely spaced to another line, usually a write bitline.

A means for reducing coupling between the closely packed runners in a dual port SRAM would allow greater optimization of cell dimensions and add design flexibility.

In JP-A-6 302 881, crosstalk reduction between adjacent bit lines is obtained by providing a shielding runner (8) between the bit lines (6,7) which has has at least a contact (10) to Vss.

JP-A-61 206 254 258 achieves crosstalk reduction by connecting such a shielding runner to Vdd.

Statement of the Invention

According to the present invention there is provided a memory cell according to claim 1.

I have designed a dual port SRAM with reduced capacitive coupling between access lines. It is most advantageously implemented for bitlines.

It involves shielding the bitlines with fixed voltage runners. The runners can be tied to ground or to the supply voltage through interlevel interconnection and can therefore "dead end" in the cell itself. The wordlines can be shielded in a similar manner.

Brief Description of the Drawing

  • Fig. 1 is a schematic circuit diagram of a typical dual port SRAM;
  • Fig. 2 is a typical topological SRAM cell layout showing a standard bitline arrangement;
  • Fig. 3 is a topological SRAM cell layout showing bitline shields according to one embodiment of the invention;
  • Fig. 4 is a topological SRAM cell layout showing a standard wordline arrangement; and
  • Fig. 5 is a topological SRAM cell layout showing wordline shields according to the invention.

Detailed Description

Referring to Fig. 1, a schematic cell layout is shown with read wordline (RW) 1 1 and write wordline (WW) 12. VDD is shown at 14 and VSS at 15. The first pair of bitlines are accessed from the left of the schematic with write bit (WB) access at 18 and read bit (RB) access at 19. The second bitlines are shown to the right of the schematic with second write bit (WWB) access at 21 and second read bit (RRB) access at 22. Numbers 31-39 designate the eight transistors of the dual port SRAM cell. In this design transistors 31 and 32 are p-channel devices while the remaining transistors 33-39 are n-channel devices. The transistor structures are conventional and the cell design itself is conventional. For simplicity the design features of the cell are not shown or described in detail since the invention is associated with the cell interconnections.

A suitable cell layout for the circuit of Fig. 1 is shown in Fig. 2. For clarity, only the interconnections for the bit and wordlines and the VDD and VSS lines are shown. In this layout, these occur at metal level II and III. Metal level 0 is the gate level and metal level I is the source/drain interconnect level. The problem which is addressed by the invention appears at the level shown, metal level II. The most severe coupling problem occurs with the bitlines as can be seen from Fig. 2. The access lines have the same reference numbers as in Fig. 1. Contact pads are shown in phantom at, e.g., 25. It will be appreciated by those skilled in the art that lines 22 and 18, and lines 19 and 21 are especially susceptible to excessive capacitive coupling.

This problem is addressed according to the invention by adding shielding runners between the susceptible bitlines, and tying the shielding runners to a fixed potential, e.g. VDD or VSS. A suitable layout for doing this is shown in Fig. 3. Here the same reference numbers are used as in Fig. 2. The added bitline shields are shown at 31, providing shielding between RBB line 22 and WB line 18, and at 33, providing shielding between RB line 19, and WBB line 21. These shielding runners may have the same structure as the bidines themselves, and may be produced at the same metal level using the same process steps. Thus no additional processing is required to produce the shield runners. Contact pads 35 are shown which allow interlevel interconnection of the shielding runners to VDD or VSS. VDD or VSS are convenient fixed potentials in the cell structure shown to which to tie the shielding runners. However, other nodes with relatively fixed potential can also be used.

From a comparison of Figs. 2 and 3 it will be appreciated that the cell dimensions and the overall cell design are relatively unchanged. In many cell designs the space for the shielding runners may be built into the cell design, i.e. the bitlines may be spaced wider than design rules allow, in order to avoid excessive capacitive coupling between lines. In such cases the bitline spacing may actually be shrunk with the aid of the shielding lines of the invention.

It is also evident from the figures that contact pads have been repositioned to take advantage of the "dead end" shielding runners. In the arrangement shown, which is not necessarily to scale, more than 50% of the adjacent bidines are shielded. Alternatively, the runners can extend the full length of the bidines and shield essentially the entire bitline.

A similar approach may be used to electrically shield the wordlines. While the coupling problem may be less severe with wordline crosstalk, advantages in some circuit designs may accrue from implementing the invention with the wordlines. For comparison, a standard wordline layout is shown in Fig. 4. This layout is for metal III in the preferred device configuration. However, if desired, the access line structure can be inverted and wordlines patterned in metal II and bidines in metal III. Again, common reference numbers are used in Fig. 4 that correspond to similar elements in Figs. 1-3. The read wordline 1 is shown adjacent the write wordline 12, with VDD bus at 14 and VSS bus at 15. Implementation of wordline shielding according to the invention is shown in Fig. 5, where the wordlines are now shielded by shielding runner 41, tied to VDD. The wordline contact pads 42 have been modified to provide an efficient layout and accommodate the shielding runner. The overall size of the cell of Fig. 5 is identical to that shown in Fig. 4.

By measuring the mutual capacitance between the bitline electrodes and the total capacitance of the bitline to ground structures it is possible to compare both the coupling and loading capacitance of the unshielded and shielded cell structures.

Measurements were made on a model device of the invention with a size approximately 13mm x 14mm ( scaled approximately 2200X ) using a high K fluid as the dielectric medium. This method provides capacitance scaling more than sufficient for accurate comparative measurements using a bridge device. Reference measurements were made with both ethylene glycol and glycerol. These produced relative dielectric constants of about 44 (near textbook values).

Two conditions were characterized in an effort to account for the effect of all the layers and the structure below metal I and II layers but above the ground substrate. This was done by inserting a plate that effectively raised the ground plane. The actual ground plane should lie somewhere in between. These two conditions are referred to as near and far conditions.

The following Tables show the absolute measurements and relative effects. Old Cell (pf) New Cell (pf) Cap far near far near Total 26.0 28.0 28.0 29.5 Mutual 0.65 0.42 0.34 0.28
Cap Absolute Differences (Pf) Total 2.0 1.5 Mutual -0.32 -0.14
Cap Relative Differences (Pf) Total 7.7% 5.4% Mutual - 48.5% - 33.3%

It should be clear from Table III that there is a much greater reduction in the mutual capacitance by adding the shielding runners than there is an increase in total capacitance to ground. The improvement in isolation is on the order of 30-50%. The impact of total capacitance is quite easily accounted for by increased driver strength in the write bitline drivers. The 5-8% increase in the read bitline loading can be accounted for with slightly increased delay in the readout path, or by increasing the sense amplifier gain.

The invention has been described in detail as applying to a dual port memory device but is equally applicable to multiport devices, i.e. where there are at least two ports, or at least two pairs of access lines serving each cell.

The invention is most advantageously applied to pairs of adjacent conductors with one of the conductors carrying a cell drive signal, typically with data to be written into the cell, and the other conductor carrying signals from the cell which reflect a given condition in the cell. These signals typically have significantly different signal strengths, and are most apt to be susceptible to harmful crosstalk.

Various additional modifications of this invention will occur to those skilled in the art. All deviations from the specific teachings of this specification that basically rely on the principles and their equivalents through which the art has been advanced are properly considered within the scope of the invention as described and claimed.

  1. Speicherzelle mit Zellenzugriffsleitungen in einer x-y-Ebene, die umfasst:
    • (a) eine VDD-Leitung (14), die in einer y-Richtung verläuft,
    • (b) eine VSS-Leitung (15), die in einer y-Richtung verläuft,
    • (c) eine Lesewortleitung (11), die in einer x-Richtung verläuft,
    • (d) eine Schreibwortleitung (12), die in einer x-Richtung verläuft,
    • (e) eine erste Schreibbitleitung (18), die in der y-Richtung verläuft,
    • (f) eine erste Lesebitleitung (19), die in der y-Richtung verläuft,
    • (g) eine zweite Schreibbitleitung (21), die in der y-Richtung verläuft und zu der ersten Lesebitleitung (19) benachbart ist,
    • (h) eine zweite Lesebitleitung (22), die in der y-Richtung verläuft und zu der ersten Schreibbitleitung (18) benachbart ist,
    • (i) eine erste Abschirmschiene (33), die zwischen der zweiten Schreibbitleitung (21) und der benachbarten ersten Lesebitleitung (19) verläuft,
    • (j) eine zweite Abschirmschiene (31), die zwischen der zweiten Lesebitleitung (22) und der benachbarten ersten Schreibbitleitung (18) verläuft,
       wobei die erste und die zweite Abschirmschiene (33, 31) jeweils mit VDD oder VSS elektrisch verbunden sind und wobei jede Schiene eine elektrische Verbindung mit VDD oder mit VSS besitzt.
  1. A memory cell with cell access lines in an x-y plane comprising:
    • (a) a VDD line (14) extending in a y-direction,
    • (b) a VSS line (15) extending in a y-direction,
    • (c) a read wordline (11) extending in an x-direction,
    • (d) a write wordline (12) extending in an x-direction,
    • (e) a first write bitline (18) extending in the y-direction,
    • (f) a first read bitline (19) extending in the y-direction,
    • (g) a second write bitline (21) extending in the y-direction, wherein the second write bitline (21) is adjacent said first read bitline (19),
    • (h) a second read bitline (22) extending in the y-direction, wherein the second read bitline (22) is adjacent said first write bitline (18),
    • (i) a first shielding runner (33) extending between said second write bitline (21) and the adjacent first read bitline (19),
    • (j) a second shielding runner (31) extending between said second read bitline (22) and the adjacent first write bitline (18),
       wherein the first and second shielding runners (33, 31) are each electrically connected to VDD or VSS and each runner has one electrical connection to said VDD or VSS.
  1. Cellule de mémoire avec des lignes d'accès à la cellule dans un plan x-y, comprenant :
    • (a) une ligne de tension VDD (14) s'étendant dans une direction y,
    • (b) une ligne de tension VSS (15) s'étendant dans une direction y,
    • (c) une ligne de lecture de mot (11) s'étendant dans une direction x,
    • (d) une ligne d'écriture de mot (12) s'étendant dans une direction x,
    • (e) une première ligne d'écriture de bit (18) s'étendant dans la direction y,
    • (f) une première ligne de lecture de bit (19) s'étendant dans la direction y,
    • (g) une seconde ligne d'écriture de bit (21), s'étendant dans la direction y, la seconde ligne d'écriture de bit (21) étant adjacente à ladite première ligne de lecture de bit (19),
    • (h) une seconde ligne de lecture de bit (22), s'étendant dans la direction y, la seconde ligne de lecture de bit (22) étant adjacente à ladite première ligne d'écriture de bit (18),
    • (i) un premier conducteur de blindage (33) s'étendant entre ladite seconde ligne d'écriture de bit (21) et la première ligne de lecture de bit (19), adjacente,
    • (j) un second conducteur de blindage (31) s'étendant entre ladite seconde ligne de lecture de bit (22) et la première ligne d'écriture de bit (18), adjacente,
       dans laquelle le premier et le second conducteur de blindage (33, 31) sont chacun connectés électriquement à la tension VDD ou VSS et chaque conducteur a une connexion électrique à ladite tension VDD ou VSS.

A Täglicher Lebensbedarf
B Arbeitsverfahren; Transportieren
C Chemie; Hüttenwesen
D Textilien; Papier
E Bauwesen; Erdbohren; Bergbau
F Maschinenbau; Beleuchtung; Heizung; Waffen; Sprengen
G Physik
H Elektrotechnik



Patent Zeichnungen (PDF)

Copyright © 2008 Patent-De Alle Rechte vorbehalten. eMail: